

NAV114 GDDR6 4PCS,10L 3xDPs +1xHDMI

105-D332xx-00B RevB Desktop board(110W TGP)


TABLE OF CONTENTS

SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	26	DEBUG CIRCUIT
2	BLOCK DIAGRAM	27	REVISION HISTORY
3	NAV114 - PCB Profiles		
4	NAV114 - GPIO EXTRA		
5	NAV114 - XTAL		
6	NAV114 - POWER and GND		
7	NAV114 - Detsaps		
8	NAV114 - MEMP CH AB		
9	NAV114 - MEM CH CD		
10	GDORG v1b - MEM CH AB		
11	GDORG v1b - MEM CH CD		
12	NAV114 - TMDPAB - USB/HEM		
13	NAV114 - TMDPAB - DP/DP		
14	NAV114 - TMDPAB - DP		
15	REG VDDIOA33C CONTL		
16	REG VDDIOA33C		
17	REG VDDIOA33C		
18	REG PCC		
19	REG VDDIOA33C CONTL		
20	REG VDDIOA33C		
21	REG VDDIOA33C		
22	USD TSP/PP/PPV_VESA		
23	MECHANICAL AND THERMAL		
24	POWER MANAGEMENT		
25	SD		


## TABLE OF CONTENTS

SHEET NO.	SHEET NAME	SHEET NO.	SHEET NAME
1	TOC	20	DESIGN CIRCUITS
2	BLOCK DIAGRAM	21	FEEDBACK HISTORY
3	NAURA - PCB NUMBER		
4	NAURA - GRID EXTRA		
5	NAURA - XTAL		
6	NAURA - POWER and GND		
7	NAURA - Design		
8	NAURA - MEM CH AB		
9	NAURA - MEM CH CD		
10	GDORR v16 - MEM CH AB		
11	GDORR v16 - MEM CH CD		
12	NAURA - THERMPS - LOGS.HDM		
13	NAURA - THERMPS - ZIP.DIP		
14	NAURA - THERMPS - ZIP		
15	REG VDDGPIUSOC CONTROL		
16	REG VDDGPIA		
17	REG VDDGOC		
18	REG POC		
19	REG VDDGPIAB CONTROL		
20	REG VDDGPIACD CONTROL		
21	REG - DUTS		
22	LOG SUB-APPROVALS - VESA		
23	MECHANICAL AND THERMAL		
24	POWER MANAGEMENT		
25	SD		










NAME OF THE DEVICE	DATE OF THE TEST	FUNCTION	PC BUS	DEVICE
6000	06/01	MODOR_5F950C	ICL300A	U001300017
6002	06/01	MODOR_5F950C	ICL300A	U001300018
6003	06/01	PC1059999d	ICL300A	U0021700001
6008	06/01	On Temperature	NOCVACUAGATA	U0000100010A
6040	06/01	EXT 24-0000	NOCVACUAGATA	U00010000103

[illegible]


<b>GIGABYTE™</b>		
File <b>GPIO</b>		
Size	Document Number	Rev
Custom	<b>GV-R55XTOC-4GD</b>	<b>1.0</b>










Gigabyte Confidential  
Do not Copy

























Stuff DP by diho 2019. 8.27





PLACE NEXT TO PHASE 3 HALF BRIDGE






















GIGABYTE		
LDO 1V8_VPP_5V		
Rev	1.0	1.0
Part Number	GV-ASSXTC-480	1.0
Rev	1.0	1.0














Table 4. Address Pin and Slave Addresses	
DEVICE TWO-WIRE ADDRESS	AB PIN CONNECTION
1010100	Ground
1010101	V <sub>DD</sub>
1010110	SDA
1010111	SCL

